IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

Eliyahou Harari et al.

Title:

Flash EEprom System With Programming Verification

Application No.:

09/129,675

Filing Date:

August 5, 1998

Examiner:

Tran, Andrew Q.

Group Art Unit:

2824

Docket No.:

SNDK.006USS

Conf. No.:

4949

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Patent no. 5,172,338 and parent patent no. 5,991,517 are being asserted by their assignee SanDisk Corporation in a matter before the United States International Trade Commission, Investigation no. 337-TA-560. This Statement is being filed to bring information arising from this matter to the attention of the Examiner.

An "Expert Report of Dr. Richard Pashley . ." includes opinions that certain claims of the '338 and '517 patents are invalid over the prior art and unenforceable due to inequitable conduct in obtaining their grant. Also included in this Statement are references discussed in this expert report that have not already been submitted in the present application. A "Rebuttal Expert Report of G.R. Mohan Rao, Ph.D. . ." submitted on SanDisk's behalf in that matter rebuts the invalidity opinions of Dr. Pashley's report.

This ITC matter is still pending, an evidentiary hearing being scheduled for December, 2006.

This information disclosure statement is submitted under 37 C.F.R. § 1.97(c). The fee of \$180.00 has been authorized via EFS to Deposit Account 502664. The Commissioner is hereby

Attorney Docket No.: SNDK.006USS

FILED VIA EFS

Application No.: 09/129,675

authorized to charge any additional fees, which may be required, or credit any overpayment to Deposit Account 502664.

FILED VIA EFS

Respectfully submitted,

Gerald P. Parsons

November 22, 2006

Date

Reg. No. 24,486

PARSONS HSUE & DE RUNTZ LLP 595 Market Street, Suite 1900

San Francisco, CA 94105

(415) 318-1160 (main)

(415) 318-1163 (direct)

(415) 693-0194 (fax)

Attorney Docket No.: SNDK.006USS

FILED VIA EFS

Application No.: 09/129,675

U.S. Department of Commerce, Patent and Trademark Atty. Docket No.							Application No.		
INFORMATION DISCLOSURE STATEMENT BY SNDK.00					C.006USS		09/129,675 Conf. No.		
APPLICANT Applicants									
	(Use so	everal sheets if necess	ary)	Eliyahou Harari et al.			4949		
		(Form PTO-1449)		Filing Date			Art Group		
August 5,					98		2824		
			U.S. P	atent Documents					
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate		
	1	5,136,541	6/21/1988	Sparks et al.					
	2	4,752,871	8/4/1992	Arakawa					
			Foreign	Patent Documents					
								Translation	
		Document	Date	Country	Class	Subclass	Yes	No	
	3	JP S 59-121696	7/13/1984	Japan			х		
	4	JP H62-6493	1/13/1987	Japan			X	T	
		OTHER AR	T (Including Au	thor, Title, Date, Perti	nent Pages, E	Etc.)			
	6	VLSI Circuits Digest of Technical Papers, IEEE, pp. 24-25.							
Clinton Duo et al., "An 80 ns 32K EEPROM Using the FETMOS Cell," IEEE Journal of Solid-State Circuits, Vol. SC-17, No. 5, October, 1982, pp. 821-827. Electronic Industries Association, JEDEC Stnadard, "Configurations for Solid State Memories, JEDE Standard No. 21-B (Revision of JESD21-A and JESD21-A-1), CS-0336, 337-TA-560, December, 19 i-36, 39-147.								-	
								C 38, p _l	
	9	9 "Expert Report of Dr. Richard Pashley Regarding the Invalidity of U.S. Patent No. 5,172,338 and U.S. Patent No. 5,991,517," United States International Trade Commission, Investigation No. 337-TA-560, September 7, 2006, pp. i-387.							
	10	Nos. 5,172,338 and	5,991,517," Unit	han Rao, Ph.D. Regardir ed States International T Exhibit List, 6 pages.					
	11	Enforceability of U.	S. Patent Nos. 5,	eport of G.R. Mohan Ra 172,338 and 5,991,517,' ΓΑ-560, September 28, 2	'United States	International	and Trade		
	1		Date Considered	d					
xaminer			TAMO COMPRETO	u					